







Order

Now



INA118

SBOS027B-SEPTEMBER 2000-REVISED APRIL 2019

INA118 Precision, Low-Power Instrumentation Amplifier

A newer version of this device is now available: INA818

1 Features

- A newer version of this device is now available: INA818
- Low offset voltage: 50 µV, maximum
- Low drift: 0.5 µV/°C, maximum
- Low input bias current: 5 nA, maximum
- High CMR: 110 dB, minimum
- Inputs protected to ±40 V
- Wide supply range: ±1.35 to ±18 V
- Low quiescent current: 350 µA
- Packages: 8-Pin plastic DIP, SO-8

2 Applications

- Bridge amplifiers
- Thermocouple amplifiers
- RTD Sensor amplifiers
- Medical instrumentation
- Data acquisition

3 Description

The INA118 is a low-power, general-purpose instrumentation amplifier offering excellent accuracy. The versatile, three op amp design and small size make this device an excellent choice for a wide range of applications. Current-feedback input circuitry provides wide bandwidth, even at high gain (70 kHz at G = 100).

Support &

Community

A single external resistor sets any gain from 1 to 10000. Internal input protection can withstand up to ± 40 V without damage.

The INA118 is laser-trimmed for low offset voltage (50 μ V), drift (0.5 μ V/°C), and high common-mode rejection (110 dB at G = 1000). The INA118 operates with power supplies as low as ±1.35 V, and quiescent current is only 350 μ A, making this device an excellent choice for battery-operated systems.

The INA118 is available in 8-pin plastic DIP and SO-8 surface-mount packages, and specified for the -40° C to $+85^{\circ}$ C temperature range.


The upgraded INA818 offers a lower input stage offset voltage (35 μ V, maximum), lower input bias current (0.5 nA maximum) and lower noise (8 nV/ \sqrt{Hz}) at the same quiescent current. See the *Device Comparison Table* for a selection of precision instrumentation amplifiers from Texas Instruments.

Device Information⁽¹⁾

Device information						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
INA118	SOIC (8)	3.91 mm × 4.90 mm				
INATI8	PDIP (8)	6.35 mm × 9.81 mm				

(1) For all available packages, see the package option addendum at the end of the data sheet.

Simplified Schematic



A



Page

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics
	7.6	Typical Characteristics 8
8	Deta	ailed Description 12
	8.1	Overview 12
	8.2	Functional Block Diagram 12
	8.3	Feature Description 13
	8.4	Device Functional Modes 13

9	Appl	ication and Implementation	14
	9.1	Application Information	14
		Typical Application	
10	Pow	er Supply Recommendations	18
	10.1	Low-Voltage Operation	18
	10.2	Single-Supply Operation	19
11	Layo	out	20
	11.1	Layout Guidelines	20
	11.2	Layout Example	21
12	Devi	ce and Documentation Support	22
	12.1	Device Support	22
	12.2	Documentation Support	22
	12.3	Community Resources	22
	12.4	Trademarks	22
	12.5	Electrostatic Discharge Caution	22
	12.6	Glossary	22
13	Mec	hanical, Packaging, and Orderable	
	Infor	mation	<mark>2</mark> 2

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision A (January 2016) to Revision B Pa	ge
•	Added information about the newer, upgraded INA818	. 1
•	Added Device Comparison Table	3


Changes from Original (September 2000) to Revision A

•	Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and
	Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation
	Support section, and Mechanical, Packaging, and Orderable Information section

5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA818	35- μ V Offset, 0.4 μ V/°C V _{OS} Drift, 8-nV/ \sqrt{Hz} Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	1, 8
INA819	35- μ V Offset, 0.4 μ V/°C V _{OS} Drift, 8-nV/ \sqrt{Hz} Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	2, 3
INA821	35- μ V Offset, 0.4 μ V/°C V _{OS} Drift, 7-nV/ \sqrt{Hz} Noise, High-Bandwidth, Precision Instrumentation Amplifier	G = 1 + 49.4 kΩ / RG	2, 3
INA828	50- μ V Offset, 0.5 μ V/°C V _{OS} Drift, 7-nV/ \sqrt{Hz} Noise, Low-Power, Precision Instrumentation Amplifier	G = 1 + 50 kΩ / RG	1, 8
INA333	25-µV $V_{OS},$ 0.1 µV/°C V_{OS} Drift, 1.8-V to 5-V, RRO, 50-µA $I_Q,$ chopper-stabilized INA	G = 1 + 100 kΩ / RG	1, 8
PGA280	20-mV to \pm 10-V Programmable Gain IA With 3-V or 5-V Differential Output; Analog Supply up to \pm 18 V	Digital programmable	N/A
INA159	G = 0.2 V Differential Amplifier for ±10-V to 3-V and 5-V Conversion	G = 0.2 V/V	N/A
PGA112	Precision Programmable Gain Op Amp With SPI	Digital programmable	N/A

6 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NO.	D. NAME I/O		DESCRIPTION		
1	R _G	—	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.		
2	V ⁻ IN	I	Negative input		
3	V ⁺ IN	I	Positive input		
4	V ⁻	—	Negative supply		
5	Ref	I	Reference input. This pin must be driven by low impedance or connected to ground.		
6	Vo	0	Output		
7	V+	—	Positive supply		
8	R _G	_	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.		

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	Supply voltage		±18	V
	Analog input voltage		±40	V
	Output short-circuit (to ground)	Continuou	S	
	Operating temperature	-40	125	°C
	Junction temperature		150	°C
	Lead temperature (soldering, 10 s)		300	°C
T _{stg}	Storage temperature	-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V	Power supply	±2.25	±15	±18	V
$V_0 = 0$	Input common-mode voltage	V ⁻ + 1.1		V ⁺ – 1	V
T _A	Ambient temperature	-55		150	°C

7.4 Thermal Information

		INA	INA118		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	P (PDIP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115	48	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	62	37	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	59	25	°C/W	
ΨJT	Junction-to-top characterization parameter	14	14	°C/W	
Ψјв	Junction-to-board characterization parameter	58	25	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



INA118

SBOS027B-SEPTEMBER 2000-REVISED APRIL 2019

www.ti.com

7.5 Electrical Characteristics

at T_{A} = 25°C, V_{S} = ±15 V, and R_{L} = 10 $k\Omega$ (unless otherwise noted_

PAR	AMETER	TEST COND	ITIONS	MIN	ТҮР	MAX	UNIT			
INPUT										
	Initial	T 25%C	INA118PB, UB		±10 ± 50/G	±50 ± 500/G				
	muai	$T_A = 25^{\circ}C$	INA118P, U		±25 ±100/G	±125±1000/G	μV			
	vs Temperature	—			T T to T	INA118PB, UB		±0.2 ± 2/G	±0.5 ± 20/G	
Offset voltage, RTI		$T_A = T_{MIN}$ to T_{MAX}	INA118P, U		±0.2 ± 5/G	±1 ± 20/G	µV/°C			
	vs Power supply	V _S = ±1.35 V to ±18 V	INA118PB, UB		±1 ±10/G	±5 ± 100/G				
	vs Fower supply	$v_{\rm S} = \pm 1.35 \ v \ 10 \pm 10 \ v$	INA118P, U		±1 ±10/G	±10 ±100/G	μV/V			
	Long-term stability				±0.4 ±5/G		µV/mo			
Impedance	Differential				10 ¹⁰ 1		0.11.55			
Impedance	Common-mode				10 ¹⁰ 4		Ω pF			
				(V ⁺) – 1	(V ⁺) – 0.65					
Linear input voltage r	ange			(V [−]) + 1.1	(V ⁻) + 0.95		V			
Safe input voltage						±40	V			
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	80	90					
		G = 1	INA118P, U	73	90					
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	97	110					
.		G = 10	INA118P, U	89	110					
Common-mode rejec	tion	$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	107	120		dB			
		G = 100	INA118P, U	98	120					
		$V_{CM} = \pm 10 \text{ V}, \Delta R_S = 1 \text{ k}\Omega,$	INA118PB, UB	110	125					
		G = 1000	INA118P, U	100	125					
D			INA118PB, UB		±1	±5				
Bias current			INA118P, U		±1	±10	nA			
vs Temperature					±40		pA/°C			
Offeet europt			INA118PB, UB		±1	±5	-			
Offset current			INA118P, U		±1	±10	nA			
vs Temperature					±40		pA/°C			
	f = 10 Hz				11		nV/√Hz			
Noise voltage, RTI	f = 100 Hz	C = 1000 R = 0.0			10		nV/√Hz			
Noise voitage, KTT	f = 1 kHz	G = 1000, R _S = 0 Ω			10		nV/√Hz			
	$f_B = 0.1$ Hz to 10 Hz				0.28		µVp-p			
	f = 10 Hz				2		pA/√Hz			
Noise current	f = 1 kHz				0.3		pA/ vi iz			
	$f_B = 0.1$ Hz to 10 Hz				80		рАр-р			
GAIN		-								
Gain equation					1 + (50 kΩ/R _G)		V/V			
Range of gain				1		10000	V/V			
Gain error		G = 1			±0.01%	±0.024%				
		G = 10			±0.02%	±0.4%				
		G = 100 G = 1000			±0.05%	±0.5%				
					±0.5%	±1%				
Gain vs temperature		G = 1			±1	±10	ppm/°C			
50-k Ω resistance ⁽¹⁾					±25	±100	ppm/°C			
		G = 1			±0.0003	±0.001				
Nonlinearity		G = 10			±0.0005	±0.002	% of FSR			
		G = 100			±0.0005	±0.002				
		G = 1000			±0.002	±0.01				

(1) Temperature coefficient of the ${\bf 50}{\text -}k\Omega$ term in the gain equation.

Electrical Characteristics (continued)

at T_A = 25°C, V_S = ±15 V, and R_L = 10 k Ω (unless otherwise noted_

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT		
OUTPUT			· · ·					
	Positive	D (0) 0	(V ⁺) – 1	(V ⁺) - 0.8				
Valtage	Negative	$R_{L} = 10 \text{ k}\Omega$	(V [−]) + 0.35	(V ⁻) + 0.2		V		
Voltage:	Single supply high		1.8	2				
	Single supply low	- V _S = 2.7 V/0 V ⁽²⁾ , R _L = 10 kΩ	60	35		mV		
Load capacitance s	tability			1000		pF		
Short circuit current	t			+5/-12		mA		
FREQUENCY RES	PONSE							
		G = 1		800				
Bandwidth, -3 dB		G = 10		500				
Bandwidth, –3 dB		G = 100 70				kHz		
		G = 1000		7				
Slew rate		$V_0 = \pm 10 V, G = 10$		0.9				
		G = 1		15				
Settling time, 0.01%	/	G = 10		15				
Setting time, 0.017	0	G = 100		21				
		G = 1000 210						
Overload recovery		50% Overdrive		20		μs		
POWER SUPPLY								
Voltage range			±1.35 ±15		±18	V		
Current		$V_{IN} = 0 V$		±350	±385	μA		
TEMPERATURE R	ANGE							
Specification			-40		85	°C		
Operating			-40		125	°C		

(2) Common-mode input voltage range is limited. See text for discussion of low power supply and single power supply operation.




INA118

SBOS027B-SEPTEMBER 2000-REVISED APRIL 2019

www.ti.com

7.6 Typical Characteristics


at $T_A = 25^{\circ}C$, $V_S = \pm 15 \text{ V}$ (unless otherwise noted)




TEXAS INSTRUMENTS


www.ti.com


Typical Characteristics (continued)






Typical Characteristics (continued)






TEXAS INSTRUMENTS

Typical Characteristics (continued)







8 Detailed Description

8.1 Overview

Figure 25 shows a simplified representation of the INA118 and provides insight into its operation. Each input is protected by two FET transistors that provide a low series resistance under normal signal conditions, preserving excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 1.5 to 5 mA.

The differential input voltage is buffered by Q_1 and Q_2 and impressed across R_G , causing a signal current to flow through R_G , R_1 and R_2 . The output difference amp, A_3 , removes the common-mode component of the input signal and refers the output signal to the Ref terminal.

The equations in Figure 25 describe the output voltages of A_1 and A_2 . The V_{BE} and IR drop across R_1 and R_2 produce output voltages on A_1 and A_2 that are approximately 1-V lower than the input voltages.

8.2 Functional Block Diagram

 $\begin{array}{l} A_1 \; \text{Out} = V_{CM} - V_{BE} - (10 \mu \text{A} \cdot 25 \text{k} \Omega) - V_0 / 2 \\ A_2 \; \text{Out} = V_{CM} - V_{BE} - (10 \mu \text{A} \cdot 25 \text{k} \Omega) + V_0 / 2 \\ \text{Output Swing Range } A_1, A_2; \; (V+) - 0.65 \text{V to} \; (V-) + 0.06 \text{V} \\ \text{Amplifier Linear Input Range:} \; (V+) - 0.65 \text{V to} \; (V-) + 0.98 \text{V} \end{array}$




Figure 25. INA118 Simplified Circuit Diagram

8.3 Feature Description

The INA118 input sections use junction field effect transistors (JFET) connected to provide protection up to ± 40 V. The current-feedback architecture provides maximum bandwidth over the full range of gain settings.

8.4 Device Functional Modes

8.4.1 Noise Performance

The INA118 provides low noise in most applications. For differential source impedances less than 1 k Ω , the INA103 may provide lower noise. For source impedances greater than 50 k Ω , the INA111 FET-Input Instrumentation Amplifier may provide lower noise.

Low-frequency noise of the INA118 is approximately 0.28 µVp-p, measured from 0.1 to 10 Hz (G≥100). This provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.

8.4.2 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA118 is from approximately 0.6-V less than the positive supply voltage to 1-V greater than the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage; see Figure 6.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA118 is near 0 V even though both inputs are overloaded.

8.4.3 Input Protection

The inputs of the INA118 are individually protected for voltages up to ± 40 V. For example, a condition of -40 V on one input and +40 V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 1.5 to 5 mA. Figure 12 shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information


The INA118 measures a small differential voltage with a high common-mode voltage developed between the noninverting and inverting input. The high common-mode rejection makes the INA118 suitable for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations

9.2 Typical Application

Figure 26 shows the basic connections required for operation of the INA118. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown. The output is referred to the output reference (Ref) terminal, which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 12 Ω in series with the Ref pin causes a typical device to degrade to approximately 80-dB CMR (G = 1).

Figure 26 depicts an input signal with a 5-mV, 1-kHz signal with a 1-Vp-p common-mode signal, a condition often observed in process control systems. Figure 27 depicts the output of the INA118 (gain = 250) depicting the clean recovered 1-kHz waveform.

DESIRED GAIN	R _G (Ω)	NEAREST 1% R _G (Ω)
1	NC	NC
2	50.00k	49.9k
5	12.50k	12.4k
10	5.556k	5.62k
20	2.632k	2.61k
50	1.02k	1.02k
100	505.1	511
200	251.3	249
500	100.2	100
1000	50.05	49.9
2000	25.01	24.9
5000	10.00	10
10000	5.001	4.99








Figure 26. Basic Connections

Typical Application (continued)

9.2.1 Design Requirements

Figure 30 and Figure 29 depict the performance of a typical application of the INA118 in a shop floor vibration sensing application. Because industrial process control systems often involve the interconnecting of multiple subsystems, ground loops are frequently encountered and often are not easily solved. The inherent common-mode rejection of instrumentation amplifiers enables accurate measurements even in the presence of ground loop potentials.

The typical application was tested in a system with these requirements:

- Transducer signal ≈ 5 mVp-p
- Transducer center frequency = 1 kHz
- Common-Mode signal (required to be rejected): 1 Vp-p at 60 Hz

9.2.2 Detailed Design Procedure

9.2.2.1 Setting the Gain

As shown in Equation 1, the gain of the INA118 is set by connecting a single external resistor, R_G , connected between pins 1 and 8.

$$G=1+ \frac{50k\Omega}{R_G}$$

(1)

Commonly used gains and resistor values are shown in Figure 26.

The 50-k Ω term in Equation 1 comes from the sum of the two internal feedback resistors of A₁ and A₂. These onchip metal film resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA118.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. The contribution of R_G to gain accuracy and drift can be directly inferred from Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which contributes additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

9.2.2.2 Dynamic Performance

The Figure 1 shows that, despite its low quiescent current, the INA118 achieves wide bandwidth, even at high gain. This is due to the current-feedback topology of the INA118. Settling time also remains excellent at high gain.

The INA118 exhibits approximately 3-dB peaking at 500 kHz in unity gain. This is a result of its current-feedback topology and is not an indication of instability. Unlike an op amp with poor phase margin, the rise in response is a predictable 6-dB/octave due to a response zero. A simple pole at 300 kHz or lower produces a flat passband unity gain response.

9.2.2.3 Offset Trimming

The INA118 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 27 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref terminal is summed at the output. The op amp buffer provides low impedance at the Ref terminal to preserve good common-mode rejection.



Typical Application (continued)




Figure 27. Optional Trimming of Output Offset Voltage

9.2.2.4 Input Bias Current Return Path


The input impedance of the INA118 is extremely high at approximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately ±5 nA. High input impedance means that this input bias current changes very little with varying input voltage.


Input circuitry must provide a path for this input bias current for proper operation. Figure 28 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential which exceeds the common-mode range of the INA118, and the input amplifiers saturates.


If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 28). With higher source impedance, using two equal resistors provides a balanced input, with the possible advantages of lower input offset voltage due to bias current, and better high-frequency common-mode rejection.



Typical Application (continued)








9.2.3 Application Curves



10 Power Supply Recommendations

10.1 Low-Voltage Operation

The INA118 can be operated on power supplies as low as ± 1.35 V. Performance of the INA118 remains excellent with power supplies ranging from ± 1.35 V to ± 18 V. Most parameters vary only slightly throughout this supply voltage range; see *Typical Characteristics*. Operation at low supply voltage requires careful attention to assure that the input voltages remain within their linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. Figure 3 shows the range of linear operation for a various supply voltages and gains.






Figure 31. AC-Coupled Instrumentation Amplifier




Figure 33. Differential Voltage to Current Converter

Figure 32. Thermocouple Amplifier With Cold Junction Compensation




Figure 34. ECG Amplifier With Right-Leg Drive




10.2 Single-Supply Operation

The INA118 can be used on single power supplies of 2.7 V to 36 V. Figure 35 shows a basic single supply circuit. The output Ref terminal is connected to ground. Zero differential input voltage demands an output voltage of 0 V (ground). Actual output voltage swing is limited to approximately 35-mV above ground, when the load is referred to ground as shown. Figure 15 shows how the output voltage swing varies with output current.

With single supply operation, V^+_{IN} and V^-_{IN} must both be 0.98-V above ground for linear operation. It is not possible, for example, to connect the inverting input to ground and measure a voltage connected to the noninverting input.

To illustrate the issues affecting low voltage operation, consider the circuit in Figure 35, which shows the INA118 operating from a single 3-V supply. A resistor in series with the low side of the bridge assures that the bridge output voltage is within the common-mode range of the amplifier's inputs. See Figure 3 for 3-V single supply operation.



NOTE: (1) R_1 required to create proper common-mode voltage, only for low voltage operation — see text.

Figure 35. Single-Supply Bridge Amplifier




11 Layout

11.1 Layout Guidelines

TI always recommends paying attention to good layout practices. For best operational performance of the device, use good printed-circuit-board (PCB) layout practices, including:

- Take care to ensure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. In addition, parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS® relays to change the value of RG, select the component so that the switch capacitance is as small as possible.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, and of the device itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V⁺ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques* (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Keep the traces as short as possible.



TEXAS INSTRUMENTS

11.2 Layout Example




Figure 36. Layout Recommendation

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

Table 1. Design Kits and Evaluation Modules

NAME	PART NUMBER	ТҮРЕ		
DIP Adapter Evaluation Module	DIP-ADAPTER-EVM	Evaluation Modules and Boards		
Universal Instrumentation Amplifier Evaluation Module	INAEVM	Evaluation Modules and Boards		

Table 2. Development Tools

NAME	PART NUMBER	ТҮРЕ			
Calculate Input Common-Mode Range of Instrumentation Amplifiers	INA-CMV-CALC	Calculation Tools			
SPICE-Based Analog Simulation Program	TINA-TI	Circuit Design and Simulation			

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, refer to the following: Circuit Board Layout Techniques

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Aug-2019

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA118P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	INA118P	Samples
INA118PB	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		INA118P B	Samples
INA118U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 118U	Samples
INA118U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 118U	Samples
INA118U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 118U	Samples
INA118UB	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 118U B	Samples
INA118UB/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 118U B	Samples
INA118UBG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 118U B	Samples
INA118UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		INA 118U	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



PACKAGE OPTION ADDENDUM

15-Aug-2019

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	INA118U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	INA118UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

25-Apr-2019



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA118U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA118UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

